

5	4	3	2	1
D				
C				
B				
A				

HINLINK			
Project:	HNAS		
File:	01.Cover Page		
Date:	Sunday, June 23, 2024	Rev:	<Revision>
Designer:	<designer>	Sheet:	28 of 1

Generate Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Description

Note

Option

Notes

NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted


NOTE 2:

Please use our recommended components to avoid too many changes.
For more informations about the second source,please refer to our AVL.


HINLINK

Project:	HNAS	 HINLINK	
File:	02.Index and Notes		
Date:	Thursday, November 30, 2023		
Designer:	<designer>		
Rev:	<Revision>	Sheet:	28 of 2


RK3568 Ref Block Diagram



Power Diagram



Power Sequence







Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD

IO Power Domain Map
Updates must be Revision accordingly!

IO Domain	Pin Num	Support IO Voltage		Actual assigned IO Domain Voltage			Notes
		3.3V	1.8V	Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	

RK3568_ABCDE (Power&Gnd)




HINLINK


Project:	HNAS	
File:	06.RK3568_Power/GND	
Date:	Thursday, November 30, 2023	Rev: <Revision>
Designer:	<designer>	Sheet: 28 of 6

Rockchip Confidential

DBF	DDR4				LPDDR4				DDR3				LPDDR3			
F2	DDR DQ0 A	/	DDR4 DQ0 A	/	LPDDR4 DQ0 A	/	DDR3 DQ0	/	LPDDR3 DQ0							
E2	DDR DQ1 A	/	DDR4 DQ1 A	/	LPDDR4 DQ1 A	/	DDR3 DQ1	/	LPDDR3 DQ1							
D1	DDR DQ2 A	/	DDR4 DQ2 A	/	LPDDR4 DQ2 A	/	DDR3 DQ2	/	LPDDR3 DQ2							
J1	DDR DQ3 A	/	DDR4 DQ3 A	/	LPDDR4 DQ3 A	/	DDR3 DQ3	/	LPDDR3 DQ3							
H2	DDR DQ4 A	/	DDR4 DQ4 A	/	LPDDR4 DQ4 A	/	DDR3 DQ4	/	LPDDR3 DQ4							
J4	DDR DQ5 A	/	DDR4 DQ5 A	/	LPDDR4 DQ5 A	/	DDR3 DQ5	/	LPDDR3 DQ5							
H2	DDR DQ6 A	/	DDR4 DQ6 A	/	LPDDR4 DQ6 A	/	DDR3 DQ6	/	LPDDR3 DQ6							
DDR DQ7 A	/	DDR4 DQ7 A	/	LPDDR4 DQ7 A	/	DDR3 DQ7	/	LPDDR3 DQ7								
H5	DDR DM0 A	/	DDR4 DM0 A	/	LPDDR4 DM0 A	/	DDR3 DM0	/	LPDDR3 DM0							
G2	DDR DQS0P A	/	DDR4 DQS0 P A	/	LPDDR4 DQS0P A	/	DDR3 DQS0P	/	LPDDR3 DQS0P							
G2	DDR DQS0N A	/	DDR4 DQS0 N A	/	LPDDR4 DQS0N A	/	DDR3 DQS0N	/	LPDDR3 DQS0N							
M1	DDR DQ8 A	/	DDR4 DQ8 A	/	LPDDR4 DQ8 A	/	DDR3 DQ8	/	LPDDR3 DQ8							
N2	DDR DQ9 A	/	DDR4 DQ9 A	/	LPDDR4 DQ9 A	/	DDR3 DQ9	/	LPDDR3 DQ9							
L7	DDR DQ10 A	/	DDR4 DQ10 A	/	LPDDR4 DQ10 A	/	DDR3 DQ10	/	LPDDR3 DQ10							
K2	DDR DQ11 A	/	DDR4 DQ11 A	/	LPDDR4 DQ11 A	/	DDR3 DQ11	/	LPDDR3 DQ11							
J6	DDR DQ12 A	/	DDR4 DQ12 A	/	LPDDR4 DQ12 A	/	DDR3 DQ12	/	LPDDR3 DQ12							
J7	DDR DQ13 A	/	DDR4 DQ13 A	/	LPDDR4 DQ13 A	/	DDR3 DQ13	/	LPDDR3 DQ13							
J4	DDR DQ14 A	/	DDR4 DQ14 A	/	LPDDR4 DQ14 A	/	DDR3 DQ14	/	LPDDR3 DQ14							
J4	DDR DQ15 A	/	DDR4 DQ15 A	/	LPDDR4 DQ15 A	/	DDR3 DQ15	/	LPDDR3 DQ15							
L2	DDR DM1 A	/	DDR4 DM1 A	/	LPDDR4 DM1 A	/	DDR3 DM1	/	LPDDR3 DM1							
L1	DDR DQS1P A	/	DDR4 DQS1 P A	/	LPDDR4 DQS1P A	/	DDR3 DQS1P	/	LPDDR3 DQS1P							
L1	DDR DQS1N A	/	DDR4 DQS1 N A	/	LPDDR4 DQS1N A	/	DDR3 DQS1N	/	LPDDR3 DQS1N							
B10	DDR DQ0 B	/	DDR4 DQ0 B	/	LPDDR4 DQ0 B	/	DDR3 DQ0	/	LPDDR3 DQ0							
D12	DDR DQ1 B	/	DDR4 DQ1 B	/	LPDDR4 DQ1 B	/	DDR3 DQ1	/	LPDDR3 DQ1							
E12	DDR DQ2 B	/	DDR4 DQ2 B	/	LPDDR4 DQ2 B	/	DDR3 DQ2	/	LPDDR3 DQ2							
E12	DDR DQ3 B	/	DDR4 DQ3 B	/	LPDDR4 DQ3 B	/	DDR3 DQ3	/	LPDDR3 DQ3							
A13	DDR DQ4 B	/	DDR4 DQ4 B	/	LPDDR4 DQ4 B	/	DDR3 DQ4	/	LPDDR3 DQ4							
D15	DDR DQ5 B	/	DDR4 DQ5 B	/	LPDDR4 DQ5 B	/	DDR3 DQ5	/	LPDDR3 DQ5							
E13	DDR DQ6 B	/	DDR4 DQ6 B	/	LPDDR4 DQ6 B	/	DDR3 DQ6	/	LPDDR3 DQ6							
E14	DDR DQ7 B	/	DDR4 DQ7 B	/	LPDDR4 DQ7 B	/	DDR3 DQ7	/	LPDDR3 DQ7							
D14	DDR DM0 B	/	DDR4 DM0 B	/	LPDDR4 DM0 B	/	DDR3 DM0	/	LPDDR3 DM0							
A11	DDR DQS0P B	/	DDR4 DQS0 P B	/	LPDDR4 DQS0P B	/	DDR3 DQS0P	/	LPDDR3 DQS0P							
A11	DDR DQS0N B	/	DDR4 DQS0 N B	/	LPDDR4 DQS0N B	/	DDR3 DQS0N	/	LPDDR3 DQS0N							
A16	DDR DQ8 B	/	DDR4 DQ8 B	/	LPDDR4 DQ8 B	/	DDR3 DQ8	/	LPDDR3 DQ8							



RK3568_G (OSC/PLL/PMUIO1/2)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.


Rockchip Confidential

HINLINK			
Project:	HNAS		Rev: <Revision> Sheet: 28 of 8
File:	08.RK3568_OSC/PLL/PMUIO		
Date:	Thursday, November 30, 2023		
Designer:	<designer>		

RK3568_I (VCCIO2 Domain)




RK3568_J (VCCIO3 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

HINLINK			
Project:	HNAS		
File:	09.RK3568_Flash/SD Controller		
Date:	Thursday, November 30, 2023		Rev: <Revision>
Designer:	<designer>		Sheet: 28 of 9


RK3568 V (USB2.0 HOST)




Note:

Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential




RK3568_W (PCIe3.0 x2)




HINLINK

Project:	HNAS		
File:	10.RK3568_USB/PCle/SATA PHY		
Date:	Thursday, November 30, 2023		Rev: <Revision>
Designer:	<designer>		Sheet: 28 of 10



RK3568_K (VCCIO4 Domain)



RK3568_N (VCCIO7 Domain)



RK3568_O (SARADC/OTP)



BOM ID Versions TABLE 1

Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	V1.0
LEVEL2	100K	20K	682	0.3V	V2.0
LEVEL3	100K	100K	2047	0.9V	V3.0
LEVEL4	100K	DNP	4096	1.8V	V4.0

Board ID Versions TABLE 2


Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	WIFI AP6212+SATA
LEVEL2	100K	20K	682	0.3V	WIFI AP6256+SATA
LEVEL3	100K	100K	2047	0.9V	WIFI WIFI6
LEVEL4	100K	200K	4096	1.2V	WIFI NC+SATA

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package


HINLINK

Project:	HNAS		
File:	11.RK3568_SARADC/GPIO		
Date:	Thursday, November 30, 2023	Rev:	<Revision>
Designer:	<designer>	Sheet:	28 of 11


RK3568_P (MIPI_CSI_RX)




RK3568_M (VCCIO6 Domain)



RK3568_R(MIPI_DSI_TX0/LVDS_TX0)




RK3568_S(MIPI_DSI_TX1)



RK3568_T(eDP TX)

eDP TX
100 Ohm ±10%




Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

RK3568_Q(HDMI2.0 TX)

HDMI TMDS trace
100 Ohm ±10%



HINLINK

Project:	HNAS	Rev:	<Revision>
File:	13.RK3568_VO Interface_1	Sheet:	28 of 13
Date:	Thursday, November 30, 2023		
Designer:	<designer>		

RK3568_L(VCCIO5 Domain)



U8L

VCCIO5 Domain

Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d	AG6	>>>25GLAN_ResetA 26
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d	AD7	X
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d	AC8	X
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d	AC7	X
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d	AF5	>>>PCIE30X2_CLKREQn_M1_3V3 24
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d	AF6	>>>PCIE30X2_WAKEn_M1_3V3 24
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d	AD6	>>>PCIE30X2_PERSTn_M1_3V3 24
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d	AH5	X
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d	AH4	>>>BT_REG_ON 24
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d	AB8	>>>BT_WAKE_HOST 24
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d	AE5	>>>HOST_WAKE_BT 24
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d	AG4	X
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d	AF4	>>>25GLAN_ResetB 26
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d	AH3	Green LED
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d	AG3	X
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ I2S3 SDO1 M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	AH2	NET LED
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 PWREN M1	/ GPIO3 B0 d	AG2	WORK LED	
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d	AG1	>>>SATA3_LED 23
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d	AF2	>>>SATA2_LED 23
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDIO M2	/ GPIO3 B3 d	AF1	>>>I2C5_SCL_3V3 18
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d	AE1	>>>I2C5_SDA_3V3 18
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d	AE3	>>>SATA1_LED 23
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d	AD4	>>>SATA0_LED 23
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d	AD3	>>>EPI_INT_L 27
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d	AD2	>>>KEY 24
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d	AD1	>>>Reset_Zigbee 24
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d	AA7	>>>UART5_TX_Zigbee 24
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d	AC4	>>>UART5_RX_Zigbee 24
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d	AC3	PWM LED
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d	AC2	X

NA
BGA636_65RX65RX45R3_S



HINLINK

Project:	HNAS		
File:	14.RK3568_VO Interface_2		
Date:	Thursday, November 30, 2023	Rev:	<Revision>
Designer:	<designer>	Sheet:	28 of 14

RK3568_H (VCCIO1 Domain)

U8H


VCCIO1 Domain

Operating Voltage=1.8V/3.3V

I2C3 SDA M0	/	UART3 RX M0	/	CAN1 RX M0	/	AUDIOPWM LOUT P	/	ACODEC ADC DATA	/	GPIO1 A0 u
I2C3 SCL M0	/	UART3 TX M0	/	CAN1 TX M0	/	AUDIOPWM LOUT N	/	ACODEC ADC CLK	/	GPIO1 A1 u
I2S1 MCLK M0	/	UART3 RTSn M0	/	SCR CLK	/	PCIE30X1 PERSTn M2	/		/	GPIO1 A2 d
I2S1 SCLK TX M0	/	UART3 CTSn M0	/	SCR IO	/	PCIE30X1 WAKEn M2	/	ACODEC DAC CLK	/	GPIO1 A3 d
I2S1 SCLK RX M0	/	UART4 RX M0	/	PDM CLK1 M0	/	SPDIF TX M0	/		/	GPIO1 A4 d
I2S1 LRCK TX M0	/	UART4 RTSn M0	/	SCR RST	/	PCIE30X1 CLKREOn M2	/	ACODEC DAC SYNC	/	GPIO1 A5 d
I2S1 LRCK RX M0	/	UART4 TX M0	/	PDM CLK0 M0	/	AUDIOPWM ROUT P	/		/	GPIO1 A6 d
I2S1 SDO0 M0	/	UART4 CTSn M0	/	SCR DET	/	AUDIOPWM ROUT N	/	ACODEC DAC DATAL	/	GPIO1 A7 d
I2S1 SDO1 M0	/	I2S1 SDI3 M0	/	PDM SDI3 M0	/	PCIE20 CLKREOn M2	/	ACODEC DAC DATAR	/	GPIO1 B0 d
I2S1 SDO2 M0	/	I2S1 SDI2 M0	/	PDM SDI2 M0	/	PCIE20 WAKEn M2	/	ACODEC ADC SYNC	/	GPIO1 B1 d
I2S1 SDO3 M0	/	I2S1 SDI1 M0	/	PDM SDI1 M0	/	PCIE20 PERSTn M2	/		/	GPIO1 B2 d
		I2S1 SDIO M0	/	PDM SDIO M0	/		/		/	GPIO1 B3 d

NA

BGA636_65RX65RX45R3_S



HINLINK

Project:	HNAS	
File:	15.RK3568_Audio Interface	
Date:	Thursday, November 30, 2023	Rev: <Revision>
Designer:	<designer>	Sheet: 28 of 15







>>eMMC_D0 9
>>eMMC_D1 9
>>eMMC_D2 9
>>eMMC_D3 9
>>eMMC_D4 9
>>eMMC_D5 9
>>eMMC_D6 9
>>eMMC_D7 9

>>eMMC_CMD 9

>>eMMC_CLKOUT 9









>>eMMC_DATA_STROBE 9

>>eMMC_RSTn 9



HINLINK			
Project:	HNAS		 HINLINK
File:	17.Flash-eMMC Flash		
Date:	Thursday, November 30, 2023		Rev: <Revision>
Designer:	<designer>		Sheet: 28 of 17


12-24V/3A DCIN




HINLINK			
Project:	HNAS	 HINLINK	
File:	18.Power_OC IN		
Date:	Sunday, June 23, 2024	Rev:	<Revision>
Designer:	<designer>	Sheet:	28 of 18

>>PMIC_SLEEP_H 8,19
<<VDD_CPU_COM 6
>>I2C0_SCL_PMIC 8,18,19
<<I2C0_SDA_PMIC 8,18,19

VDD_CPU





EEPROM





HINLINK			
Project:	HNAS	 HINLINK	
File:	20.Power_other		
Date:	Thursday, November 30, 2023	Rev:	<Revision>
Designer:	<designer>	Sheet:	28 of 20

USB2.0 HOST PORT
USB3.0 HOST PORT



USB3.0 TYPE-C



HINLINK			
Project:	HNAS	 HINLINK	
File:	21.USB2/USB3 Port		
Date:	Friday, December 01, 2023	Rev:	<Revision>
Designer:	<designer>	Sheet:	28 of 21






HDMI TX2P PORT >>> HDMI_TX2P_PORT 13
HDMI TX2N PORT >>> HDMI_TX2N_PORT 13

HDMI TX1P PORT >>> HDMI_TX1P_PORT 13
HDMI TX1N PORT >>> HDMI_TX1N_PORT 13

HDMI TX0P PORT >>> HDMI_TX0P_PORT 13
HDMI TX0N PORT >>> HDMI_TX0N_PORT 13





HDMI TXCLKP PORT >>> HDMI_TXCLKP_PORT 13
HDMI TXCLKN PORT >>> HDMI_TXCLKN_PORT 13

HDMITX_SCL >>> HDMITX_SCL 11
HDMITX_SDA >>> HDMITX_SDA 11
HDMITX_CEC_M0 >>> HDMITX_CEC_M0 11
HDMI_TX_HPDIN >>> HDMI_TX_HPDIN 13















Rockchip Confidential

HINLINK		
Project:	HNAS	
File:	22.VO-HDMI2.0 TX	
Date:	Thursday, November 30, 2023	Rev: <Revision>
Designer:	<designer>	Sheet: 28 of 22




PCIe WIFI6/BT Module-2T2R







MicroSD Card




PCIE CLK
Crystal Generator




PCIE 2.5G A





PCIE POWER




PCIE 2.5G B



RJ45





HINLINK			
Project:	HNAS	 HINLINK	
File:	27.VO-LCM_MIP1		
Date:	Thursday, November 30, 2023	Rev:	<Revision>
Designer:	<designer>	Sheet:	28 of 27

